SOCcentral - ASIC, FPGA, EDA, and IP news and design information

The result of these predictions was a mobilization of the industry to head off a situation where test costs could impede Moore's Law. The challenge brought forth by the ITRS report caused test tool suppliers to take notice. Specifically, they began to see this developing situation as an opportunity for increased utilization of design-for-test (DFT) methodologies. Ultimately, this projected trend never became a reality, and more recent ITRS reports show that test costs remain at a very manageable level. In fact, because of breakthrough technical advances, DFT is now being called upon to take an ever more prominent role in improving overall product quality. Receive bi-weekly news, article, whitepaper, and product updates. Subscribe now to the SOC Explorer